

* Digital Design Basics

Memduha ASLAN
Cep 2010

(ex) 3 students are planning to go to a movie. Students are voting on going to a movie or not, and if the majority agrees to go to a movie, all of them will go to that movie

Students = {G, M, S}

G	M	S	Decision
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

1: Yes 0: No

Decision:

$$MNS = MS \leftarrow \begin{array}{l} \text{Majority} \\ \text{of} \\ \text{Sue} \end{array}$$

$$MUS = M+S \leftarrow \begin{array}{l} \text{Majority} \\ \text{of} \\ \text{Sue} \end{array}$$

Decision =

$$\bar{G}MS + G\bar{M}S + GMS\bar{S} + GMS$$

$$\begin{array}{l} \text{(AND) OR} \\ \text{A B C} \\ \bar{G}MS + G\bar{M}S + GMS \end{array} \quad \underbrace{GMS}_{\bar{S} + S}$$

$$= \bar{G}MS + G\bar{M}S + GM$$

$$(G\bar{M} + GM)(S + GM)$$

$$G(\bar{M} + M)(S + GM)$$

$$\underbrace{G}_{1} (S + GM)$$

$$= \bar{G}MS + GS + GM$$


Decision : $\overline{GMS} + GS + GUM$

$\underbrace{\hspace{10em}}$



$GS + MS$

$= GS + MS + GUM$

If any two says 'Yes', decision is 'Yes'.



IDEAL DIODES




Ideal Diode:



✓ Two States

- ↳ Conducting (Diode is ON) $\rightarrow I_D > 0$
- ↳ Cut-off (Diode is OFF) $\rightarrow I_D = 0$


ON State:



OFF State:




Practical Diode





Ideal Diode



1-V karakteristik
orjine göre simetrik olmalıdır
1q1 tek tipin için inenir



PN junction diode






DIODE CIRCUITS

Methods of Analysis:


- ① State Guessing (ON/OFF)
- ② Graphical.

1. State Guessing

Ideal Diode Model:



ex




FINANSBANK

Note Guessing:

1. Make an assumption about diode states
2. Replace the model of diode according to the assumption in ①
3. Solve resistive circuit formed at ②
4. Check constraints/conditions for the assumption is satisfied or not.
5. If NOT satisfied \rightarrow Repeat 1-5
satisfied \rightarrow Done

① D_1 : OFF

D_2 : OFF



$$-5 + V_{D1} - 2V = 0$$

$$-10 - (-2) = -8V$$


$$V_{D1} = 7V \quad X$$

$$V_{D2} = -8V \quad \leftarrow$$

V_{D1} is NOT satisfied.

$V_{D2} < 0$


② D_1 : ON



$$I_{D2} = -15mA \quad ; \quad I_{D1} = 22mA$$


$I_{D2} > 0$ NOT satisfied

- ③ D_1 : ON
 D_2 : OFF






$I_{D1} = 7 \text{ mA}$; $V_{D2} = -10 - 5 = -15 \text{ V}$

Graphical Method for Analysis:




$$I_L = \frac{V_{TH}}{R_{TH} + R_L}$$

- ① $-V_L + R_{TH} \cdot (-I_L) + V_{TH} = 0$ (KVL ①) $\rightarrow V_L = V_{TH} - R_{TH} I_L$
- ② $+V_L + R_L \cdot (-I_L) = 0$ (KVL ②)
- $\rightarrow V_L = R_L \cdot I_L$




$V_S < 0$

(ex)



Series & Parallel Combinations of Circuit Components

Series:




$$\left. \begin{aligned} I_1 &= I_2 = I \\ V &= V_1 + V_2 \end{aligned} \right\} \text{Due to Series connection}$$

$$\downarrow$$


$$V = f_{(1)}(I_1) + f_{(2)}(I_2)$$

$$V = f_{(1)}(I) + f_{(2)}(I)$$



$f_{(1)}(I) + f_{(2)}(I)$ } i-v characteristic of combined component

Parallel:







$$V_1 = V_2 = V$$

$$I = i_1 + i_2$$



$$= f_1(v_1) + f_2(v_2)$$

$$I = f_1(v) + f_2(v)$$







1 // 2 // 3 (I_2, V_{R2})





- i 2's cha.



- i 3'rd's cha.





- i parallel combination




$$-V_{TH} + R_{TH} \cdot I + V = 0$$

$$(V = V_{TH} - R_{TH} \cdot I)$$




(ex)



Find v . $\begin{cases} \text{State Guessing} \\ \text{Graphical Method} \end{cases}$

Let's find Thev. eq of left hand side of " v " branch.




OC
Voltage

$$-10i_x + 5(i_x - 2) + 10i_x + 20i_x = 0$$

$$25i_x = 10 \quad i_x = \frac{2}{5} = 0.4 \text{ A}$$

$$V_{oc} = 20i_x = 20 \cdot \frac{2}{5} = 8 \text{ V}$$


SC
Current




$$-10i_x + 5(i_x - 2) + 10i_x = 0$$

$$i_x = 2 \text{ A} \quad i_x = i_{sc} = 2 \text{ A}$$

$$R_{TH} = \frac{V_T}{I_{sc}} = 4 \Omega$$







Graphical Method:





—: combination of three components

↙ Diode does not allow a negative current.




—: combination 1-2 ✓




$$-8 + 4 \cdot i_{NL} + V_{NL} = 0$$





$$i_{NL} = 2 - \frac{V_{NL}}{4} \quad \leftarrow \text{KVL constraint}$$

(ex)




5.03.2010





Diode Applications:

① Half-Wave Rectifier:




$$V_{out}(t) = \begin{cases} V_{in}(t) & V_{in}(t) > 0 \\ 0 & V_{in}(t) < 0 \end{cases}$$


Check: $V_{in}(t) = A \sin(\omega t)$

① $A > 0$, Diode ON, $V_{out}(t) = V_{in}(t)$

② $A < 0$, Diode OFF, $V_{out}(t) = 0$




Not Ideal




ON \rightarrow , $i_D > 0$

OFF \rightarrow , $V_D < 0$




\therefore this model

② Full-Wave Rectifier



Diodes are ideal


$$V_{out}(t) = |V_{in}(t)|$$



Check:

$$V_s(t) = A$$


① $A > 0$



$$V_{x1} = V_{x2} = -A \text{ OFF } \checkmark$$

$$V_{out}(t) = A$$

② $A < 0$




$$V_{out} = i'R$$

$$= -A$$


∴ not-ideal model
∴ $V_{out}(t)$

NOTE


Full-wave Rectifiers are used to generate a non-zero DC bias.




③ Clampers



$RC \gg T/2$



Assume: $v_{in}(t) = A$



Claim: Diode is ON, $v_{out}(t) = 0$ V;

$v_{cap}(t) = A$ V.

As soon as $v_{in}(t) = A \rightarrow$ Diode ON


$v_{out}(t) = 0$

$v_{cap}(t) = A$

Assume : $v_{in}(t) = -A$


$$t = T/2$$

$$v_{in}(T/2) = -A$$



$$t = T/2$$

$$v_{cap}(T/2) = A \rightarrow v_{cap}(T/2^+) = A$$




$$v_{cap}(T/2^+) = A$$

$$v_{cap}(t) = ? \quad t > T/2$$

FOR DC inputs $\rightarrow v_{cap}(t) = v_{final} + (v_{initial} - v_{final}) e^{-\frac{(t-T/2)}{\tau}}, t > T/2$


$$= -A + 2A \cdot e^{-\frac{(t-T/2)}{RC}}$$

$$= A \left(-1 + 2 \cdot e^{-\frac{(t-T/2)}{RC}} \right) \quad t > T/2$$



$$v_{out}(t) = v_{in}(t) - v_{cap}(t)$$


$$= -2A \cdot e^{-\frac{(t-T/2)}{RC}} \quad t > T/2$$



10.03.2010

Diode AND/OR Gates:


AND



A	B	D_A, D_B	Out
High	High	OFF, OFF	High (V_{cc})
High	Low	OFF, ON	Low ($V_{in} + U_{D(on)}$)
Low	High	ON, OFF	Low
Low	Low	ON, ON	Low


$V_{IN,A}$	$V_{IN,B}$	V_{out}
V_{CC}	V_{CC}	V_{CC}
V_{CC}	0	0.7
0	V_{CC}	0.7
0	0	0.7

$V_{D(ON)} = 0.7 \text{ V}$




v. Voltage level for low logic level increases as the number of cascades increases.

OR





$V_{IN,A}$	$V_{IN,B}$	V_{out}
0	0	0
V_{CC}	0	$V_{CC} - V_{D(ON)}$
0	V_{CC}	$V_{CC} - V_{D(ON)}$
V_{CC}	V_{CC}	$V_{CC} - V_{D(ON)}$



V_{CC} : Collector Voltage
 external power supply voltage

Level Shifted AND/OR Gates

AND




$$(V_{IN} = V_{IN,A} = V_{IN,B})$$

V_{CC} : Positive value (5V)


V_{EE} : Positive value (5V)

① Assume V_{IN} is sufficiently high.

→ D_A, D_B : OFF



$$\rightarrow I = \frac{V_{CC} - (-V_{EE}) - V_{D(ON)}}{R_H + R_L}$$




$$V_{out} = V_{CC} - R_H \cdot I - V_{D(ON)}$$

$$V_{out} = V_{CC} - \frac{R_H}{R_H + R_L} (V_{CC} + V_{EE} - V_{D(ON)}) - V_{D(ON)}$$

$$V_{out} = V_{OH}$$

② When V_{IN} is low enough D_A, D_B will turn-ON and then we have



$$V_{out} = V_{IN} + V_{D(ON)} - V_{D(ON)}$$


$$V_{out} = V_{IN}$$

③ When V_{IN} is very much low so

that D_1 can not be ON.

Remember for D_L to be ON, $I_{DL} > 0$ tws.

check




$$I_{DL} = \frac{V_{out} - (-V_{EE})}{R_L} = \frac{V_{out} + V_{EE}}{R_L}$$

✓ Then for the D_L diode to be ON $I_{DL} > 0$

$$\Rightarrow V_{out} > -V_{EE}$$

Then when we reduce V_{IN} below $-V_{EE} \rightarrow D_L = \text{OFF}$



$$V_{out} = -V_{EE}$$


$$V_{IN} < -V_{EE}$$

ex



- $V_{CC} = 4V$
- $-V_{EE} = -4V$
- $V_{D(ON)} = 0.7V$
- $R_H = 1k\Omega$
- $R_L = 20k\Omega$

$$V_{OL} = -4V$$

$$V_{OH} = 2.95V$$





OR



$$V_{OH} = V_{CC}$$

$$V_{OL} = -V_{EE} + \frac{R_L}{R_H + R_L} (V_{CC} + V_{EE} - V_{D(ON)}) + V_{D(ON)}$$


Bipolar Junction Transistors : (BJT)



(nnp - BJT)


Applications

- ① Amplifier
- ② Switch



D_{BE}	D_{BC}	Transistor Mode	Diode Mode
OFF	OFF	OFF	
ON	OFF	FA (Forward Active)	
OFF	ON	RA (Reverse Active)	
ON	ON	SAT (Saturation)	

OFF Mode :




Conditions:

- ① $V_{BE} < V_{BE(ON)}$
- ② $V_{BC} < V_{BC(ON)}$

$$V_{BE} = V_B - V_E$$


$V_{BE(ON)}$: Turn-on voltage for BE junction.

ex



$$V_{BE(ON)} = V_{BC(ON)} = 0.7V,$$

Assume OFF



$$V_B = 0.5 - 0 = 0.5V,$$

$$V_E = 0V,$$

$$V_C = 5V,$$


$$V_{BE} = 0.5V < V_{BE(ON)} \quad \checkmark$$

$$V_{BC} = 0.5 - 5 = -4.5 < V_{BC(ON)} \quad \checkmark$$

OFF assumption is CORRECT

* if $0.5V \Rightarrow$ was $2V \Rightarrow V_{BE}$ wouldn't be satisfied.

Forward Active:




β_{FA} : current amplification factor. ($\beta_{FA} \approx 100$)

Conditions:


- ① $I_B > 0$
- ② $V_{BC} < V_{BC(ON)}$

ex



$\beta_{FA} = 100;$

$V_{BE(ON)} = V_{BC(ON)} = 0.7V;$



$I_E = 1mA$

$I_B = \frac{1mA}{(\beta_{FA} + 1)} = \frac{1mA}{101} mA$

$I_C = \beta_{FA} \cdot I_B = \frac{100}{101} mA = 0.99 mA$


Let's check FA conditions:

① $I_B > 0$ ✓

② $V_{BC} < V_{BC(ON)}$

$4 - 5.3 = -1.3 < 0.7$ ✓

ex




$\beta_{FA} = 100$;
Turn-on: 0.7V

$V_{oc} = \frac{15}{150} \cdot 50k = 5V$

$R_{TH} = 50 // 100 = 50 \cdot \frac{2}{3} = 33.3 k\Omega$

303
33.3

FA Assumption



KVL:

$-5 + (33.3) i_B + 0.7 + (101) 3 i_B = 0$

$i_B = \frac{(336.3)}{4.3} \text{ mA}$

$i_B = 0.0128 \text{ mA} = 12.8 \mu\text{A}$

Check FA conditions:

① $i_B > 0$ ✓

② $V_{BC} < V_{BC(ON)}$



$$\textcircled{2} \quad V_B = 5 - (33.3) i_B \quad \leftarrow \text{(mA)}$$

$$V_B = 4.03 \text{ V};$$


$$V_C = 15 - (5) \cdot (100 i_B) \quad \leftarrow \text{mA}$$

$$V_C = 8.6 \text{ V};$$

$$V_{BC} = 4.03 - 8.6 = -4.57 \text{ V} < V_{BC(\text{ON})} \quad \leftarrow$$

✓ FA assumption is TRUE.

ex



Transistor has a high B_{FA} . Find the max. value for V_B s.t transistor is in FA.

$$I_E = \frac{V_B - 0.7}{1k} = (V_B - 0.7) \text{ mA}$$

$$I_B = \frac{I_E}{B_{FA} + 1} = \frac{(V_B - 0.7)}{B_{FA} + 1} \text{ mA} \quad \rightarrow \text{For FA}$$

$$\textcircled{1} \quad i_B > 0 \rightarrow \boxed{V_B > 0.7 \text{ V};}$$

$$V_{BC} = V_B - (9 - I_C \cdot 1k)$$


$$= V_B - 9 + B_{FA} \cdot \frac{I_E}{B_{FA} + 1}$$

$$= V_B - 9 + V_B - 0.7 \quad (\text{since } B_{FA} \text{ is high})$$

$$= 2V_B - 9.7$$

$$\underbrace{\quad}_{< 0.7} \quad V_{BC} < V_{BC(\text{ON})} \rightarrow \boxed{V_B < 5.2}$$

(ex)




Find V_c ($\beta_{FA} = 100$)

QUES
↘


17.03.2010

Saturation Mode: (SAT)




(npn)

→ SAT



(I)

(II) ↘



Conditions:

- ① $\beta_{FA} I_B > I_C$
- ② $I_B > 0$


$$V_{CE(SAT)} = V_c(SAT) - V_E(SAT)$$

$$= V_{BE(SAT)} - V_{BC(SAT)}$$

$$= V_B^{SAT} - V_E^{SAT} - V_B^{SAT} + V_C^{SAT}$$

$$= V_C^{SAT} - V_E^{SAT}$$

ex



$$V_{BE(SAT)} = 0.8V$$


$$V_{CE(SAT)} = 0.2V$$

$$V_{BE(ON)} = 0.7V$$

$$V_{BC(ON)} = 0.7V$$

$$\beta_F = 50$$

*FINANSBANK



Check conditions:

① $I_B > 0$ ✓


② $\beta_F I_B > I_C$ ✓
 $50 \cdot 0.6 > 0.97$

$$G = \frac{\beta_F I_B}{I_C} > 1 \text{ for SAT}$$

↑
Depth of saturation


$$G = \frac{30}{0.97} = 30 \text{ ✓}$$

(ex)



Find the range for R_B such that Q is in SAT

(SAT)



$$I_B = \frac{5 - 0.8}{R_B}$$


check cond.

① $I_B > 0 \rightarrow R_B > 0$


② $\beta_F I_B > I_C \rightarrow \frac{50(5 - 0.8)}{R_B} > 0.8 \text{ mA}$

$$R_B < \frac{50(5 - 0.8)}{0.8 \text{ mA}} = 21.4 \text{ k}\Omega$$

(ex)



Find R_B such that Q is in SAT.



$$I_B = \frac{5 - 0.6}{R_B}$$


conditions.

① $I_B > 0 \rightarrow R_B > 0$

② $\beta_F I_B > I_C \rightarrow \beta_F I_B > 0 \rightarrow I_B > 0$


Any positive R_B (any R_B) moves the Q into SAT region.

EXERCISE SOLUTION:




OFF → X

SAT → X



can't be OFF




Atmanbul.

$$0 = \frac{10 - V_c}{10} + \frac{V_c + 0.6}{10} + \frac{V_c}{10} - \frac{V_c + 0.6}{10}$$

$V_c = 5.1$

ex



$$B_F = 99$$


$$V_{BE(ON)} = V_{BC(ON)} = 0.7 \text{ V}$$

$$V_{CE(SAT)} = 0.2 \text{ V}$$

$$V_{BE(SAT)} = 0.8 \text{ V}$$

$U_{out} = U_{C2}$

① $Q_1: \text{FA}, Q_2: \text{OFF}$



KVL M @ : $-3 + 100 I_{B1} + 0.7 + 100 I_{B1} \cdot 1 = 0$

$$I_{B1} = \frac{2.3}{200} = 11.5 \mu\text{A}$$

check assumptions

Q_1 for FA:

① $V_{BC1} < 0.7$

$$V_{B1} = 3 - I_{B1} \cdot 100\text{k}$$

$$= 3 - 1.15 = 1.85 \text{ V}$$

$$V_{C1} = 5 - 99 I_{B1} \cdot 1\text{k}$$

$$= 3.87 \text{ V}$$



$$V_{B1} - V_{C1} = -2.02 \text{ V} \quad \checkmark$$

Q2 : OFF ?

① $V_{BE2} < 0.7$

② $V_{BC2} < 0.7$

1.


$$V_{B2} = 100 I_{B1} \cdot 1K \quad V_{E2} = 0V$$

$$= 1.15 \text{ V}$$

$$V_{BE2} = 1.15 - 0 = 1.15 \text{ V} \quad \times \quad \not< 0.7$$

not satisfied ?

② Q1 : FA , Q2 : SAT



KCL at e : $100 I_{B1} = \frac{e}{1K} + \frac{e-0.8}{100K}$

$$I_{B1} = \frac{3 - (e + 0.7)}{100K}$$

$$\frac{3 - (e + 0.7)}{1K} = \frac{e}{1K} + \frac{e - 0.8}{100K}$$

$$2.308 = 2.01e$$

$$e = 1.148 \text{ V}$$

* FINANSBANK

$$I_{B1} = \frac{3 - (1.148 + 0.7)}{100} \text{ mA} \quad \left| \quad I_{E1} = \overbrace{(B_F + 1)}^{100} I_{B1} \right.$$

$$I_{B1} = 11.52 \text{ } \mu\text{A} \quad \left. \vphantom{I_{B1}} \right| \quad = 1.152 \text{ mA}$$

$$I_{C1} = I_{E1} = I_{B1} = B_F I_{B1} = 1.14 \text{ mA}$$

$$I_{B2} = \left(\frac{e - 0.8}{100} \right) \text{ mA} = 3.4 \text{ } \mu\text{A}$$

$$I_{C2} = \left(\frac{5 - 0.2}{1} \right) \text{ mA} = 4.8 \text{ mA}$$

check conditions:

Q1: FA.

① $V_{BC1} \stackrel{?}{<} 0.7$ ✓

$$V_{B1} = e + 0.7 = 1.848 \text{ V}$$

$$V_{C1} = 5 - 1K \cdot 99 I_{B1} = 3.86 \text{ V}$$

$$\left. \vphantom{V_{B1}} \right\} V_{BC1} = - \dots$$

Q2: SAT


① $I_{B2} > 0$ ✓

② $B_F I_{B2} > I_{C2}$

$$99 \cdot (3.4 \text{ } \mu\text{A}) \stackrel{?}{>} 4.8 \text{ mA} \quad \times \text{ NOT SATISFIED}$$

(FA, SAT) is not the correct state pair.

③ $Q_1: FA, Q_2: FA$



KCL at e:

$$\frac{e}{1} + \frac{e - 0.7}{100k} - 100I_{B1} = 0$$

$$I_{B1} = \frac{3 - (e + 0.7)}{100k}$$

$$e = 1.147 \text{ V}$$

So, e is almost as in previous case

→ Then, $Q_1: FA$ assumption still holds.

Let's check Q_2 then:

$Q_2: FA$

① $V_{BC2} < ? 0.7 \text{ V}$

$$V_{B2} = 0.7 \text{ V}$$

$$I_{B2} = \left(\frac{e - 0.7}{100k} \right) = \frac{0.447}{100k}$$

$$V_{C2} = 5 - 99I_{B2} \cdot 1k$$

$$\approx 5 - 0.447 = 4.553 \text{ V}$$


V_{BC2} is negative < 0.7 ✓

* FINANSBANK

Properties & Definitions for Digital I.C.'s

LOGIC GATES:

AND, OR, NAND, NOR, NOT, XOR



A	B	Out
0	0	0
0	1	1
1	0	1
1	1	1

} ^{2⁴} 16 possible output comb.

- ✓ Implement any logic function using { NOT, OR } or { NOT, AND }

GATES:


- ✓ Sequential Gates (with memory) [State Machine]
- ✓ Combinational Gates (without memory)

Positive Logic : $\begin{cases} \rightarrow \text{High Voltage represents "1"} \\ \rightarrow \text{Low Voltage represents "0"} \end{cases}$





(Negative Logic : opposite Positive Logic)

We will be using Positive Logic.

Ideal Inverter:





A	\bar{A}
1	0
0	1



Ideal Voltage Transfer Characteristic

Transient Characteristics

Timing diagram



t_s : storage time

t_f : fall time

$t_{OFF} = t_s + t_f$: OFF time.

t_D : delay time


t_R : rise time

$t_{ON} = t_D + t_R$: ON time

t_R, t_F : related to charging and discharging of capacitors in the system


t_D, t_S : related to charge removal at PN junctions.

Propagation Delay :



t_{PLH} : Propagation Delay for Low \rightarrow High transition.

Power Dissipation:



$I_{cc}(OH)$: Current supplied at
OH (output high)

$I_{cc}(OL)$:

$$P_{cc}^{AVG} = V_{cc} \frac{(I_{cc}(OH) + I_{cc}(OL))}{2}$$

Relation Between Power Consumption & Transient Times:

Power \uparrow \longrightarrow Transient Times \downarrow
implies

Power \downarrow \longrightarrow Transient Times \uparrow .



Power-Delay Product: multiplication of average power and fastest switching time.

Power-Delay product gives us some understanding on the technology and operation of logic gates.


\rightarrow

Ideal Transfer Characteristic for Inverter

Review



BJT Inverter:




$V_{BE(ON)} = 0.7V$

$V_{CE(SAT)} = 0.2V$

$V_{BE(SAT)} = 0.8V$


$\beta_F = 100$



① V_{IN} is small ($V_{IN} \approx 0$)

↳ Not sufficient to turn Q ON.

When $V_{IN} < V_{BE(ON)} \rightarrow Q: OFF$



$V_{IN} < V_{BE(ON)}$

② Transistor turns ON when $V_{IN} > V_{BE(ON)}$

*FINANSBANK

Assume transistor is just ON.

→

$$V_{IN} = V_{BE(ON)}$$

then if V_{IN} is increased a little bit more


→

$$V_{IN} = V_{BE(ON)} + \epsilon \rightarrow (\epsilon > 0)$$

→

Q moves into FA mode.

Then in FA mode




$$V_{out} = V_{CC} - (B_F I_B) R_C; I_B = 0 \rightarrow V_{out} = V_{CC}$$

$$\begin{array}{l} \uparrow \\ \frac{V_{IN} - V_{BE(ON)}}{R_B} \end{array} \quad I_B > 0 \rightarrow V_{out} \text{ decreasing} \\ \text{linearly wrt } I_B$$

③ Assume input is large. So large that Q is SAT.

Assume SAT and find V_{IN} so that SAT mode is guaranteed.

→



$$I_B = \frac{V_{IN} - V_{BE(SAT)}}{R_B} \quad I_C = \frac{V_{CC} - V_{CE(SAT)}}{R_C}$$

Condition for SAT

← saturation parameter

$$\beta_F I_B > I_C \quad \text{or} \quad G = \frac{\beta_F I_B}{I_C} > 1$$

$$G = \frac{\frac{\beta_F}{R_B} (V_{IN} - V_{BE(SAT)})}{\frac{1}{R_C} (V_{CC} - V_{CE(SAT)})} \rightarrow G = 1 \quad \text{Edge of Saturation}$$


⊕

$$G = 1 \rightarrow$$

$$V_{IN} = \frac{V_{CC} - V_{CE(SAT)}}{R_C} \cdot \frac{R_B}{\beta_F} + V_{BE(SAT)}$$

⊖

ex






$$\beta_F = 100$$

$$V_{BE(ON)} = 0.7 \text{ V}$$

$$V_{CE(SAT)} = 0.2 \text{ V}$$

$$V_{BE(SAT)} = 0.8 \text{ V}$$



Logic Levels & Voltage Levels for both inverters should be compatible.

As an example;

output of 1st inverter can be Low, and it should be interpreted as Low Logic by the input side of the 2nd inverter. That when $V_x < V_{IL}$; the 2nd inverter interprets V_x as Low Logic Level.

Then $V_x = V_{OL}$ at the output of 1st Inverter.

→ $V_{OL} < V_{IL}$

NML: Noise Margin Low

$$NML = V_{IL} - V_{OL}$$

Similarly:

High Logic
at V_x

output $V_x =$



$$V_{OH} > V_{IH}$$

for proper operation

$$NMH = V_{OH} - V_{IH}$$


Question again

Find V_{TC} , NMH , NML and average power consumption



$V_{TH} ?$

Assume $Q: SAT$



$$I_C = 4.8 \text{ mA}$$

at the edge of saturation

$$(\beta = 1) \rightarrow \beta I_B = I_C$$

$$I_B = 4.8 \text{ mA} / 100$$

$$V_{IN} \left(\text{at SAT edge} \right) = 0.8 + 5000 I_B^{\text{SAT edge}}$$

* FINANSBANK

$$= 0.8 + 90 \cdot (4.8)$$

$$= 0.8 + 240 \text{ mV}$$

$$= 1.04 \text{ V,}$$

$$N_{MH} = V_{OH} - V_{IH} = 5 - 1.04$$

$$= 3.96 \text{ V;}$$

$$N_{ML} = V_{IL} - V_{OL} = 0.7 - 0.2$$


$$= 0.5 \text{ V;}$$

Avg Power Consumption :

OH : $P^{OH} = V_{CC} \cdot I_{CC}^{(OH)}$

$$P^{OH} = 5 \cdot 0$$

$$P^{OH} = 0 \text{ Watts.}$$




OL :

$$P^{OL} = V_{CC} \cdot I_{CC}^{(OL)}$$



$$P^{OL} = 5 \cdot (4.8 \text{ mA})$$

$$P^{OL} = 24 \text{ mWatts}$$



$$P^{AVG} = \frac{P^{OH} + P^{OL}}{2} = 12 \text{ mW.}$$

Resistor - Transistor Logic (RTL)





BJT inverter

→
Conf. 1

$$V_{OL} < V_{IL} \rightarrow N_{ML} = V_{IL} - V_{OL} > 0$$

$$V_{OH} > V_{IH} \rightarrow N_{MH} = V_{OH} - V_{IH} > 0$$

$$P_{AVG} = \frac{V_{CC} I_C(OH) + V_{CC} I_C(OL)}{2}$$



→
Conf. 2


Since there is a diode, V_B need to pass not only V_{BE} but also V_D . So graph is shifted.

By adding the Level Shift Diode

$$V_{IL}^{(2)} = V_{IL}^{(1)} + V_{D\text{ ON}} ; \text{ Improves NML}$$


$$V_{IH}^{(2)} = V_{IH}^{(1)} + V_{D\text{ ON}} ; \text{ degrades NMH}$$

RTL OR GATE



A	B	Vout	QA	QB
0(v)	0(v)	0	OFF	OFF
0	Vcc	$V_{cc} - V_{CE(sat)}$	OFF	SAT
Vcc	0	$V_{cc} - V_{CE(sat)}$	SAT	OFF
Vcc	Vcc	$V_{cc} - V_{CE(sat)}$	SAT	SAT

RTL AND GATE




$\beta I_B > I_C \rightarrow \text{SAT}$

FA: Amplifier.


\rightarrow transition

A	B	Vout	QA	QB
Vcc	Vcc	$V_{cc} - 2V_{CE(SAT)}$	SAT	SAT
0	Vcc	$\neq 0$ (but small when $R_E \ll R_B$)	OFF	SAT
Vcc	0	0	X (floating transistor)	OFF
0	0	0	OFF	OFF



RTL Fan-Out:



Driver gate and N loads



Question: What is the maximum number of inverters that can be connected at the output?



$\beta_F = 25$


$V_{CE(SAT)} = 0.2V$

$V_{BE(ON)} = 0.7V$

$V_{BE(SAT)} = 0.8V$

Fan-out at OL:


$V_{out} : \text{Low } (0.2V) \rightarrow Q_k' \text{ are all OFF}$



At OL then fan-out is infinite.

Fan-out at OH:

$V_{out} : \text{High} \left(\begin{array}{l} Q_1 : \text{OFF} \\ Q_k' : \text{SAT}, k = \{ 1, \dots, N \} \end{array} \right)$



$$I_x = \frac{V_{out} - 0.8}{10} \text{ mA}, \quad I_y = \frac{5 - 0.2}{1} \text{ mA}$$

$$25 \rightarrow B_F I_x > I_y \Rightarrow I_x > 0.192 \text{ mA}$$

So when $V_{out}^{Driver} >> 2.7 \text{ V} \rightarrow Q_1'$ saturates.

(Look graph)

$$I_{x1} = \frac{V_{out} - 0.8}{10} \geq \frac{2.7 - 0.8}{10} = 0.19 \text{ mA}$$

To saturate Q_1', Q_2', \dots, Q_N' together,

$$I_{sup} > (0.19) \cdot N \text{ mA}$$

For proper operation of Driver Gate

$$V_{OH}^{Driver} (N \text{ loads}) \geq V_{IH} \leftarrow 2.7$$

$$V_{OH}^{Driver} (N \text{ Loads}) = 2.7 \text{ V};$$

$$I_{sup} = \frac{5 - 2.7}{1k\Omega} = 2.3 \text{ mA} \quad (\text{calculated from Driver})$$


Driver
 $I_{sup} = 2.3 \text{ mA} \geq N(0.19) \text{ mA}$

$N \leq 12$

Fan-out at OH is 12.

Fan-out of the gate
 $= \min(\text{Fan-out}_{OH}, \text{Fan-out}_{OL})$
 $= 12$

RTL with Active Pull-up:




Q_s : Saturating transistor


Q_p : Pull-up transistor

Q_o : Output transistor

V_{in}	Q_s	Q_o	Q_p	V_{out}
Low	OFF	OFF	ON	High
High	SAT	SAT	OFF	Low



Fan-Out Calculation



① V_{out} : Low ; \rightarrow All loads have Q_s, Q_o : OFF


↓

Fan-out_{OL} = ∞ \leftarrow No effect on Driving Gate

② V_{out} : High ; $V_{out} > \underbrace{2.7 \text{ V}}_{V_{IH}}$ $\left[\begin{array}{l} V_{OH} > V_{IH} \text{ for proper op.} \\ NMH = V_{OH} - V_{IH} > 0 \end{array} \right]$



Assume $V_{out} = 2.7\text{ V}$;




$$I_{load} = \left(\frac{2.7 - 0.8}{10} \right) \cdot 2\text{ mA}$$


$$= 0.38\text{ mA}$$

Assuming N Loads $\rightarrow I_{sup} \geq N \cdot (0.38)\text{ mA}$

Let's find the maximum amount of current that driver can supply for V_{out} : High Case.



Assume Q_p in SAT :




$$I_x = \left(\frac{5 - 3.5}{11} \right) \text{mA} = 0.136 \text{ mA}$$

$$I_y = \left(\frac{5 - 2.9}{100} \right) = 21 \text{ mA}$$

check $\beta I_x > I_y$
 $(25)(0.136) > 21$
 $3.4 < 21$
 X NOT SAT

Assume Q_p in FA :



$$I_B = \frac{1.6}{10k}$$

$$= 0.145 \text{ mA}$$

$$I_E = I_{sup}^{2.7} = 3.6 + 0.145$$

$$= 3.75 \text{ mA}$$

check FA

① $I_B > 0$ ✓

② $V_{BC} < 0.7$

$$3.4 - 4.64 < 0.7 \text{ ✓}$$

$$I_{sup}^{2.7} = 3.75 \text{ mA}$$

So, for proper op.



$$I_{sup} > N \cdot (0.38) \text{ mA}$$

$$N_{OH} = \frac{3.75}{0.38} = 9$$

Fan-out with this system min (N_{OL}, N_{OH}) = 9.


6.04.2010

RTL with active pull-up:



(a) $R_{Bp} = 10\text{ k}\Omega \rightarrow \text{Fan-out} = 9$



Review



① $V_{out} \neq \text{Low} \rightarrow$ All load inverters have Q_{s1}, Q_{s2} is OFF mode!
 \downarrow
 $\text{Fan-out (OL)} = \infty$

② $V_{out} \Rightarrow \text{High } (V_{out} > 2.7\text{ V})$



Let $V_{out} = 2.7\text{ V};$



$$I_x = \left(\frac{2.7 - 0.8}{10\text{ k}} \right) \cdot 2$$

$$= 0.38\text{ mA}$$

(b) Set R_{BP} such that Fan-out is 50. Assuming N loads for any R_{BP} , Driver should supply at least NI_X A.



$$I_{BP} = \frac{(5 - 3.4)}{(1 + R_{BP})} \text{ mA} ;$$

$$I_{sup} = I_E = \frac{(B+1) I_{BP}}{26} = 26 \cdot \left(\frac{1.6}{1 + R_{BP}} \right) \text{ mA}$$

To have fan-out 50:

$$I_{sup} \geq 50 \cdot (0.38)$$

$$I_{sup} \geq 19 \text{ mA}$$

$$R_{ep} \leq \frac{26 \cdot (1.6)}{19} - 1$$

$$R_{Bp} \leq 1.2 \text{ k}\Omega$$

Check FA:

$$V_{bc} = 3.4 - (5 - I_{cp} \cdot 100)$$

$$\approx 3.4 - (5 - 19 \cdot (0.1))$$

$$\approx 3.4 - 3.1$$

$$\approx 0.3$$

9.04.2010


Diode Transistor Logic (DTL):

Problems with RTL

① Low Fan-out ($N_{OL} = \infty$, $N_{OH} \approx 50$)
 ↑
 given example

② Low Noise - Margins

DTL




$$V_{BE(ON)} = 0.7 \text{ V}$$

$$V_{BC(ON)} = 0.7 \text{ V}$$


$$V_{CE(SAT)} = 0.2 \text{ V}$$

$$V_{BE(SAT)} = 0.8 \text{ V}$$


$$V_{DIODE(ON)} = 0.7 \text{ V}$$



Assume V_{in} : Low




Assume $V_{in} = 0.7V$




Assume V_{in} High

$V_{IH} = 0.8V \rightarrow SAT$



Revisiting RTL Problems for DTL Circuits *FINANSBANK

① Fan-out :



When $V_{out} : OH$


D_I 's of Load Transistors are OFF. Then $N_{OH} = \infty$

(DTL has N_{OL} limitations)

(Analysis of OL fan-out will be given later)

② Noise Margins :



($V_{CC} = 5V$)



$$N_{ML} = 0.7 - 0.2 = 0.5V$$

$$N_{MH} = 5 - 0.8 = 4.2V$$


Improving DTL NML!




On the VTC of DTL!

DTL has the following problem which is due to simplistic modeling of the BJT transistor.

VTC of DTL is given as







"Problem" $V_{out} = ?$ when $V_{IN} = 0.7V$;

$$V_{BE} = 0.7V$$

$$\left. \begin{aligned} V_{BE}(FA) &= 0.7V \\ V_{BE}(SAT) &= 0.8V \end{aligned} \right\} \text{Simple Model}$$



"More Realistic Model"




Simplistic Model

$$SAT \rightarrow V_{CE}(SAT) = 0.2V$$




$$BF I_C > I_C$$

$$FA \rightarrow I_C = \beta_F I_B$$



$$I_B > 0$$



Modified DTL for faster switching:



C₁: I need to wait $(5RC)$ to discharge the cap.




C₂ has a smaller discharge time

Discharge time for the capacitor for C₂

Assume Q is in SAT (Output: Low); *FINANSBANK


there is a change in input and input becomes Low, then output should increase gradually to High



Q : How fast you can turn off the Q ?


When Q is in SAT, $V_{BE}(SAT) = 0.8V$ implies that capacitors over BE junction are fully charged.

R_D and $-V_{EE}$ provides a path for the fast discharge of BE junction capacitor. (Note without



R_D C_{BE} cannot discharge according to the idealized component models!)

Improved DTL




(★)
 $V_{IN} \rightarrow \text{high} : \text{FA}$
 $V_{IN} \rightarrow \text{low} : \text{OFF}$

$0 < p < 1$

Always FA
 (can be OFF)

Improved DTL




Standard DTL



faster discharge
 (does not improve VTC characteristics)

In improved a transistor exists instead.



DTL NAND GATE



NAND GATES




AND




✓ So, with NAND any logic operation can be implemented

Analysis of Self-Bias Configuration :



Assume SAT



$$I_X = \frac{V_{CE(SAT)} - V_{BE(SAT)}}{(1-\beta)R_B}$$

$$I_E = \frac{V_{IN} - V_{BE(SAT)}}{R_D}$$

* FINANSBANK

$$I_C = \frac{(V_{CC} - V_{in} + V_{BE(SAT)} - V_{CE(SAT)})}{\beta R_B}$$

$$I_C = I_E - I_X$$

$$= \frac{V_{CC} - V_{in} + V_{BE(SAT)} - V_{CE(SAT)}}{\beta R_B} + \frac{V_{BE(SAT)} - V_{CE(SAT)}}{(1-\beta)R_B}$$

$$I_B = I_E - I_C$$

$$= \frac{V_{in} - V_{BE(SAT)}}{R_D} - I_C$$

Saturation Condition:

$$\beta I_B > I_C \Rightarrow \beta I_E > (\beta + 1) I_C$$


\downarrow
 $I_E - I_C$

$$\Rightarrow \frac{\beta}{R_D} (V_{in} - V_{BE(SAT)}) > (\beta + 1) \frac{(1-\beta)(V_{CC} - V_{in})}{(1-\beta)\beta R_B}$$

$V_{in} \uparrow$ satisfied

$$+ (\beta + 1) \frac{V_{BE(SAT)} - V_{CE(SAT)}}{(1-\beta)\beta R_B}$$

DTL Fan-Out



(a) OH ($V_{out} = \text{High}$)

[Load DTL's have DI in OFF mode, so NO effect on driver]

$$\text{Fan-out} = \infty$$

(b) OL ($V_{out} = \text{Low}$)

$$I_{LOAD} = \frac{5 - 0.9}{(2 + 1.75)K} = 1.09 \text{ mA}$$

$$I_{CQ0} = N \cdot I_{LOAD} + \frac{(5 - 0.2)}{6K} = N(1.09) + 0.8 \text{ mA}$$

To saturate Q_0 $B_F I_{BQ0} > I_{CQ0}$

$$I_{BQ0} = ?$$

KVL (---)

$$5 - \frac{7}{4} I_{EDL} - 2 \underbrace{I_{BDL}}_{\frac{I_{EDL}}{(B_F+1)}} - 0.7 - 0.7 - 0.8 = 0$$

49 ↗

$$I_{EDL} = 1.6 \text{ mA}$$

$$I_{BQ0} = I_{EDL} - \frac{0.8}{5K} = 1.6 - 0.16 = 1.44 \text{ mA}$$

$$B_F \cdot I_{BQ0} > N(1.09) + 0.8$$

$$B_F \cdot (1.44) > N(1.09) + 0.8$$

$$49 \cdot (1.44) > N(1.09) + 0.8$$

$$N < \frac{(1.36) 49}{1.09}$$

$$N < 64 \dots$$

$$N_{OL} = 64$$

Ⓧ DTL fan-out calculation can also be done for a specific saturation parameter. Repeat the previous calculations if the driver is allowed to saturate at $G_{SAT} = 0.85$

$$G_{SAT} = \frac{I_C}{B_F I_B} = 0.85$$


$$B_F I_{BQ0} \cdot (0.85) = I_{CQ0}$$

$$49(1.44)(0.85) = N(1.09) + 0.8$$

$$N = 54$$


Reverse Active Region

(TTL) * FINANSBANK





DBC	DBE	Q
OFF	OFF	OFF
ON	OFF	2A
OFF	ON	FA
ON	ON	SAT

Model For 2A:



$BRA \approx 1$ (Remember $BFA \approx 100$)






Modifications for SAT condition:

$$\begin{aligned} \textcircled{1} \quad & \beta_F I_B > I_C \longrightarrow \text{Not FA} \\ & \beta_{EA} I_B > -I_E \longrightarrow \text{Not RA} \end{aligned} \quad \left. \vphantom{\begin{aligned} \textcircled{1} \quad & \beta_F I_B > I_C \longrightarrow \text{Not FA} \\ & \beta_{EA} I_B > -I_E \longrightarrow \text{Not RA} \end{aligned}} \right\} \text{SAT}$$

Remember:




I_B, I_C, I_E as defined.

So, in RA $I_B > 0$ (Q should ON)



But $I_E < 0$ and

$I_C < 0$

TTL (Transistor - Transistor Logic)




① V_{IN} : Low




↑ at some higher voltage Q_1 enters to RA

② Assume Q_0 : at the edge of conduction



③ (SAT IS similar)


(ex)



$\beta_F = 100 \quad \beta_R = 0.1$

ⓐ Analyze the system at $V_{IN} = \{0.5 \text{ V}\}$

ⓐ $V_{IN} = 0 \text{ V}$



check OFF

- ① $V_{BE, Q0} < 0.7 \text{ V} \quad \checkmark$
- ② $V_{EC, Q0} < 0.7 \text{ V} \quad \checkmark$


check SAT

- ① $I_B > 0 \quad \checkmark \quad (I_B = 1.4 \text{ mA})$
- ② $\beta_F I_B > I_C \quad (I_C = 0)$
- ③ $\beta_R I_B > -I_E$

(b) Find fan-out, if under load conditions


① OH of driver can be at most 1 V less than no load condition

② OL of driver should be saturated at most $G_{SAT} = 0.89$



$$I_{sup} = N \cdot (0.116) \text{ mA}$$

Valid value for V_{out} is 4V or higher




$N(1.3) \text{ mA}$ should be absorbed by the driver.

$$G_{SAT, OL} = \frac{B_F \cdot I_{B, OL}}{I_{C, OL}} = 0.89$$

$$\left(4.8 + N \cdot \frac{4}{3} \right)$$

Resistor Loaded NMOS:


NMOS: N type MOS device



G: Gate (B)

D: Drain (C)

S: Source (E)



$$I_D^{SAT} = \frac{K}{2} [V_{GS} - V_{th}]^2 ; V_{DS} \geq V_{GS} - V_{th}$$


$$I_D^{linear} = K \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right] ; V_{DS} \leq V_{GS} - V_{th}$$

V_{th} : Threshold Voltage

K : A constant with units A/V^2

For SAT and linear region, the global turn-on condition

$$V_{GS} > V_{th}$$




$$V_{out} = V_{DS} = V_{DD} - R I_D$$

$$V_{in} = V_{GS}$$



$$V_{out} = V_{DD} - R I_D$$

$$I_D = \frac{V_{DD} - V_{out}}{R}$$


Resistor Loaded NMOS:



$V_{DD} = I_D R_D + V_{DS}$



$V_{out} = V_{DS}$




For NMOS systems V_{IL} , V_{IH} is defined as

V_{IL} : Q: SAT and $\frac{\partial V_{out}}{\partial V_{in}} = -1$

V_{IH} : Q: LINEAR and //

Power Dissipation of Resistor Loaded NMOS



$V_{out} \rightarrow OH \rightarrow Q: OFF, I_D = 0A$


$\rightarrow OL \rightarrow Q: Linear,$

$$I_D = \frac{(V_{DD} - V_{OL})}{R_D}$$

$$P_{AVG} = \left(\frac{I_D(OH) + I_D(OL)}{2} \right) V_{DD} \text{ watts}$$

(Consumes power only in OL state!)

Dynamic Power Consumption




input wk: [10110101]

w: Static Power Consumption Region


$$P_{\text{Dynamic}} = C_L \cdot f \cdot V_{DD}^2$$


\downarrow Load Capacitance \leftarrow frequency of switching \leftarrow V_{th} (1/sec)



As freq. increases dynamic power consumption increases.
 (RTL circuit dynamic power consumption is negligible in comp. to static power cons.)


Switching Time Calculation





(a) $OL \rightarrow OH$ (Input is suddenly charged from High to Low)

Before Switching




Q: Linear Region

$$V_{out}(0^-) = V_{cap}(0^-) = V_{OL}$$


just before switching

After Switching



$$V_{out}(0^+) = V_{cap}(0^+) = V_{cap}(0^-) = V_{OL}$$

Q: OFF ($V_{GS} > V_{th}$ is no longer satisfied)



$$V_{cap}(0^+) = V_{OL}$$

$$V_{cap}(\infty) = V_{DD}$$

$$\tau = RC$$

* FINANSBANK

$$V_{cap}(t) = V_{cap}(\infty) + \begin{bmatrix} V_{cap}(0^+) \\ - \\ V_{cap}(\infty) \end{bmatrix} e^{-t/\tau}$$

Then $V_{OH} = V_{DD}$, the time when $V_{out} = (0.5) V_{OH} = 0.5 V_{DD}$ is the rise time.


$$V_{cap}(t) = V_{DD} + [V_{OL} - V_{DD}] e^{-t/RC} \quad \downarrow \quad t = t_{rise}$$

$$0.5 V_{DD} = V_{DD} + [V_{OL} - V_{DD}] e^{-t_{rise}/RC}$$

↓
 t_{rise} is found from here

18.05.2010


(b) Output: High \rightarrow Output: Low Switching.



$t = 0^-$

Q: OFF $\rightarrow V_{out}(0^-) = V_{DD}$

$V_{cap}(0^-) = V_{DD}$



$t = 0^+$

Q: (NOT OFF, \leftarrow)

$V_{cap}(0^+) = V_{cap}(0^-) = V_{DD}$

Q: (Not OFF, $\xrightarrow{\text{SAT}} V_{DS}(t) > V_{GS}(t) - V_{th}$ } * FINANSBANK
 $\xrightarrow{\text{Linear}} V_{DS}(t) < V_{GS}(t) - V_{th}$ }
 at $t = 0^+$
 $V_{DS}(0^+) = V_{DD}$
 $V_{GS}(0^+) = V_{DD}$

at $t = 0^+ \rightarrow V_{DS}(0^+) > V_{GS}(0^+) - V_{th} \checkmark$

\downarrow
 Q in SAT

(just after switching)


Q remains SAT until

$$V_{DS}(t) = V_{GS}(t) - V_{th}$$

until $\leftarrow \begin{matrix} V_{out}(t) \\ V_{DD} \end{matrix}$
 $V_{out} = V_{DD} - V_{th}$

Q: in SAT

$$V_{DD} - V_{th} < V_{out}(t) < V_{DD}$$



$$I_X = I_D^{SAT} + \frac{V_{CL}(t) - V_{DD}}{R} = -I_C$$


$$I_C = C_L \frac{dV_{CL}}{dt}$$

$$\frac{d}{dt} V_{CL}(t) + \frac{V_{CL}(t)}{R C_L} = - \frac{I_D^{SAT}}{C_L} + \frac{V_{DD}}{R C_L}$$


↗ First order diff. eq.

In practice R is large so that $R C_L \gg C_L$

$$\downarrow \frac{d}{dt} V_{CL}(t) \approx - \frac{I_D^{SAT}}{C_L}$$



$V_{out} < V_{DD} - V_{tn} \rightarrow Q$ is Linear



$$C. \frac{dV_{CL}}{dt} = \frac{V_{DD} - V_{CL}(t)}{R C_L} - K \left[(V_{DD} - V_{tn}) V_{cap}(t) - \frac{V_{cap}^2(t)}{2} \right]$$

$$V_{CL}(t_i) = V_{DD} - V_{th}$$


* FINANSBANK

Even if R is large ($R \gg C$) ($\frac{1}{R} \ll C$)

$$C \frac{dV_{CL}}{dt} \approx -K [V_{DD} - V_{th}] V_{cap}(t) + \frac{K}{2} V_{cap}^2(t)$$

non-linear diff. equa.

NOTE:




$$V_{DS} > V_{GS} - V_{th}$$

$$I_D^{SAT} = \frac{K}{2} (V_{GS} - V_{th})^2$$

$$V_{DS} < V_{GS} - V_{th}$$

$$I_D^{Linear} = K \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Complementary MOS Devices (CMOS) 21.09.2010



NMOS with PMOS Load (resistor load)





NMOS

PMOS

$V_{th}, V_{GS}, V_{DS}, I_D$

$V_{Thp}, V_{SG}, V_{SD}, I_D$



ON: $V_{GS} > V_{th}, (I_D > 0)$

ON: $V_{SG} > -V_{Thp}, (I_D > 0)$

SAT: $I_D = \frac{K}{2} [V_{GS} - V_{th}]^2;$
 $(V_{DS} > V_{GS} - V_{th})$

SAT: $I_D = \frac{K}{2} [V_{SG} + V_{Thp}]^2;$

$V_{SD} > V_{SG} + V_{Thp}$

LINEAR: $I_D = K [(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2}];$
 $(V_{DS} < V_{GS} - V_{th})$


LINEAR: $I_D = K [(V_{SG} + V_{Thp}) V_{SD} - \frac{V_{SD}^2}{2}];$

$V_{SD} < V_{SG} + V_{Thp}$


GS → SG
 DS → SD
 $V_{th} \rightarrow -V_{th}$

I_D directions changed.

PMOS





Graphical Analysis of Symmetric CMOS Inverter



$$V_{out} = V_{DS,N}$$

$$V_{IN} = V_{GS,N}$$



$$V_{IN} = V_{DD} - V_{SG,P}$$





$$I_{D,p} = f_{V_{SG}}(V_{DD} - V_{out})$$

$$= \hat{f}(-V_{out})$$


$$= \hat{\hat{f}}(V_{out})$$






Black : N-Type Device

Pink : P-Type Device




When $V_{Th,p} = -V_{Th,n}$ $K_p = K_n$
 then NMOS and PMOS (I_D vs V_{DS})
 (I_D vs V_{SO})


curves are identical and the symmetrical curves result in



⇓
 Almost equivalent to ideal inverter characteristic;
 (Does not consume any power at static condition)
 (Only dynamic power consumption)

CMOS NAND / NOR Gates:






Series PMOS

Parallel NMOS

CMOS NOR Gate ↗


Semiconductor ROM Structures



EPROM

{ VA₁, VA₂, VA₃,
VA₄, VA₅ }

Address bus activation signal.
Only 1 address is selected at a time!




1011

Data read when A₁ is activated!

0010


ideal inverters



Wordline: When High writes to RAM

(N-MOSFET Transistors are ON when wordline is High)

Bitline: when wordline enables RAM writing, Bitline Value (High/Low) is passed to RAM



25.05.2010

Interfacing Logic Families

Considerations

- ① Fast Switching (Low Delay)
- ② Low Power Consumption

⚡ Power Delay Product :

In general, Power Consumption \uparrow
leads

faster switching

or


delay \downarrow

Family: Power \times Delay \Rightarrow Power-Delay Product * FINANSBANK
 \downarrow \downarrow
 watts sec

For every logic family (RTL, TTL, DTL, CMOS) there is an associated power delay product.

Power-Delay product varies from family to family.

In some applications, you may want faster switching at some parts of the system, and low power consumption at others.




Interfacing Logic Families

Compatibility:



- ① Voltage Compatibility
- ② Current Compatibility

① Voltage Compatibility





(Volt) ↑
 ✓ Family I - Family II
 cascade has 0H Voltage
 compatibility problem, but no
 voltage compatibility problem
 for 0L.

② ex) TTL driving CMOS





Voltage compatibility
 problem at 0H


Solution :



ex) CMOS driving TTL



CMOS output



TTL input


No voltage compatibility problem

Interfacing Logic Families


- ① Voltage Compatibility
- ② Current Compatibility

Review :

- ① Voltage Compatibility



- ② Current Compatibility




V_X : High, I_{OH}^1 and I_{OH}^2 limitations should be provided that is $\max(I_{OH}^1)$ and $\max(I_{IH}^2)$ for proper operation is given.

Then for current compatibility

$$I_x (\max I_{OH}^{(1)} + \max I_{IH}^{(2)})$$


V_x : Low ; (the same reasoning)

$$I_x < \max I_{OL}^{(1)} + \max I_{IL}^{(2)}$$



Note: In the specifications currents are always entering into the component

(ex)



$$\frac{I_1}{F_1}$$

$$\max V_{OL}^1 = 0.5$$

V_{OH} = determined by R

$$\max I_{OH}^1 = 250 \mu A$$

$$\max I_{OL}^1 = 20 \text{ mA}$$

$$\frac{I_2}{F_2}$$

(Both families are TTL)

$$V_{IH}^2 = 2.4 \text{ V}$$

$$\max I_{IH}^1 = 20 \mu A$$

$$V_{IL}^2 = 0.8 \text{ V}$$

$$\max I_{IL}^2 = -360 \mu A$$

Find the interval for R for proper operation

V_x : High

$V_x > 2.4 \text{ V}$, $V_R < 2.6 \text{ V}$ (Voltage Comp.)


$I_a = 0.25 \text{ mA}$
 $I_b = 0.02 \text{ mA}$

$I_R < 0.27 \text{ mA}$
 (Current Comp.)

Then $V_R = I_R \cdot R < 2.6 \text{ V}$

$R < \frac{2.6 \text{ V}}{I_R}$

$R < \frac{2.6}{\max I_R} < \frac{2.6}{I_R}$



$R < \frac{2.6}{0.27 \text{ mA}} \approx 10 \text{ k}\Omega$

$R \leq 10 \text{ k}\Omega$

$$V_x = \text{Low}$$

$$\textcircled{1} \quad V_{OL}^1 < V_{IL}^2 \quad (\text{No Voltage Comp. Problem})$$

$$\textcircled{2} \quad I_R = I_a + I_b \quad I_R = \frac{5 - V_x}{R}$$

$I_a < 20 \text{ mA} \quad I_b < 0.36 \text{ mA}$

$$\textcircled{i} \quad V_x = 0.5 \text{ V} \Rightarrow \text{acceptable OL Voltage for } V_x$$

$$I_a \leq \frac{5 - 0.5}{R} + 360 \text{ pA} \leq 20 \text{ mA}$$

$$4.5 \leq (19.4 \text{ mA}) R$$

$$R \geq \frac{4.5}{19.64} \text{ k}\Omega$$

$$R \geq 2200$$

$$\textcircled{ii} \quad V_x = 0.2 \text{ V}$$

$$R \geq \frac{4.8}{19.64} \geq 2375 \Omega$$

Minor changes in V_x does not significantly effect R choice, so select $3 < R < 10 \text{ k}$

