


# RS Flip-Flop by CMOS gates



R	S	NMOS <sub>R</sub>	NMOS <sub>S</sub>	Q	Q̄
0	0	ON	OFF	1	0
0	1	OFF	ON	0	1
0	1	ON <sup>6</sup> $V_4 = 0$	OFF <sup>2</sup> $I_1 = 0, V_1 = 0$	1 <sup>5</sup>	0 <sup>8</sup>
1	0	OFF <sup>2</sup> $I_2 = 0, V_2 = 0$	ON <sup>6</sup> $V_3 = 0$	0	1 <sup>5</sup>
1	1	OFF $I_2 = 0, V_2 = 0$	OFF $I_1 = 0, V_1 = 0$	1	1

Note:  
PMOS<sub>1</sub> and PMOS<sub>2</sub> are always ON.

Notes:  
"1"  $\equiv V_{DD}$   
"0"  $\equiv 0$   
} high-valued logic.

(2): When both inputs are "0",  $R=S=0$ ; there exists a third possible operating point which is NMOS transistors in SAT and PMOS in LINEAR. Since  $V_Q = V_{\bar{Q}}$  (from symmetry), for this case and then

$$I_1 = \frac{K}{2} [V_{\bar{Q}} - 1]^2 = K \left[ \frac{4(5 - V_{\bar{Q}}) - (5 - V_{\bar{Q}})^2}{2} \right] - V_{\bar{Q}} = \frac{1 + 2\sqrt{2}}{2} \approx 3.82 \text{ Volts}$$

(NMOS<sub>S</sub>: SAT) (PMOS<sub>1</sub>: Linear). This corresponds to unstable equilibrium point.