

# The Matrix Converter Drive Performance Under Abnormal Input Voltage Conditions

Jun-Koo Kang, *Member, IEEE*, Hidenori Hara, Ahmet M. Hava, *Member, IEEE*, Eiji Yamamoto, Eiji Watanabe, *Member, IEEE*, and Tsuneo Kume, *Member, IEEE*

**Abstract**—The matrix converter (MC) is a direct frequency conversion device with high input power quality and regeneration capability. As a device without energy storage elements, it has higher power density than pulse-width modulation (PWM) inverter drives. However, for the same reason, the ac line side disturbances can degrade its performance and reliability. In this paper, the behavior of the MC drive under abnormal input line voltage conditions has been investigated. A technique to eliminate the input current distortion due to the input voltage unbalance has been developed and its feasibility proven via computer simulations and laboratory experiments. The power line failure behavior has also been investigated and the rapid restarting capability of the MC drive has been demonstrated via laboratory experiments.

**Index Terms**—Current harmonics, matrix converter, power failure, PWM, voltage unbalance.

## I. INTRODUCTION

THE matrix converter (MC) is a direct frequency conversion device that generates variable magnitude variable frequency output voltage from the ac utility line. It has high power quality (sinusoidal currents with unity power factor) and it is fully regenerative. Fig. 1 shows the basic MC drive structure. Since it does not involve an intermediate dc voltage link and the associated large capacitive filter, an MC drive has higher power density than a pulse-width modulation (PWM) inverter drive.

The evolution of the MC technology has been taking place over the last two decades [1]–[3]. Due to the increasing importance of power quality and energy efficiency issues, the MC technology has recently attracted the power electronics industry and the progress has been further accelerated [4]. Control and modulation techniques that enhance both the ac line and motor load side performance have been well developed. As the prime hardware elements of the MC technology, efficient and compact bidirectional switches could be manufactured by integrating power transistors and diodes into a module. Via intelligent commutation techniques, the snubber circuit requirements have been significantly reduced and reliable operation could be achieved. As a result, the main obstacles toward realizing an in-

dustrial MC drive have been overcome and initial steps toward developing a commercial product have already been taken [4]. However, several performance and reliability issues of the MC still need to be addressed. In particular, the influence of input line voltage disturbances on both the load side performance and the input current is significant and undesirable. This paper addresses the ac line voltage disturbance related performance issues of the MC drive.

Since the MC is a direct frequency conversion device, the disturbances at the ac utility grid (line) side are immediately reflected to the load side. Line voltage source or impedance unbalances can result in unwanted input/output harmonic currents. Several techniques that reduce the influence of the input voltage unbalance on the load side of the MC drive have been reported [3], [9]. However, the proposed compensation methods do not consider the input current waveform quality.

In this paper, a technique that improves both the input current and output performance of the MC has been developed. Another important issue involves the ac grid power failure. Since the MC drive has no intermediate dc link and large capacitor associated with it, there is no stored energy in the MC. As a result, the utility line power loss results in immediate power loss to the load and renders the drive without ride-through capability. For the same reason, restarting (following a momentary line power failure) can be rapid and without large inrush currents. In this paper, the transients associated with the utility line loss and recovery conditions have been thoroughly investigated in the laboratory. The experimental results demonstrate that the drive safely turns off during these disturbances and rapidly restarts following the utility grid restoration.

The paper first reviews the MC control techniques. Second, it addresses the voltage unbalance problem. The problem is analyzed, a new technique developed and its feasibility is demonstrated via computer simulations and experimental results. Third, the power line loss behavior is experimentally investigated.

## II. MC CLASSICAL PWM AND CONTROL STRATEGIES

The literature on the matrix converter switching and control strategies is rich [1]–[3]. In this paper, the control method reported in [3] and [4] has been employed because of good input current control characteristics under balanced input voltage conditions. The technique will be described with the aid of the typical example of PWM pattern and line-to-line output voltages shown in Fig. 2 where switches  $S_{13}$  and  $S_{23}$  are off,  $S_{33}$  is on, and the remaining switches controlled over the carrier period  $T_s$ . The MC equivalent circuit corresponding to this case is

Manuscript received June 29, 2001; revised May 19, 2002. Recommended by Associate Editor J. H. R. Enslin.

J.-K. Kang and E. Watanabe are with the Mechatronics R&D Department, Corporate R&D Center, Motion Control Division, Yaskawa Electric Corporation, Kitakyushu 803-8530, Japan (e-mail: kang@yaskawa.co.jp).

H. Hara and E. Yamamoto are with the Yaskawa Electric Corporation, Fukuoka 824-8511, Japan.

A. M. Hava is with the Electrical and Electronics Engineering Department, Middle Eastern Technical University, Ankara 06531, Turkey.

T. Kume is with Yaskawa Electric America, Inc., Waukegan, IL 60085 USA (e-mail: joe\_kume@yaskawa.com).

Publisher Item Identifier 10.1109/TPEL.2002.802191.




Fig. 1. Basic structure of a matrix converter drive.

illustrated in Fig. 3, where the induction motor is represented with a three-phase current source. Input phase voltages,  $E_R$ ,  $E_S$ , and  $E_T$  are sorted and labeled as  $E_{\max}$ ,  $E_{\text{mid}}$ , and  $E_{\min}$ , respectively, according to their value. The base voltage,  $E_{\text{base}}$ , is defined as the input phase voltage that has the highest absolute value. The output voltage references  $V_{U\_ref}$ ,  $V_{V\_ref}$ , and  $V_{W\_ref}$  are also sorted and labeled as  $V_{\max}$ ,  $V_{\text{mid}}$ , and  $V_{\min}$ . The details of the sorting rules are described in [4].

In order to simplify the switch duty cycle calculations, the terms  $dE_{\max}$ ,  $dE_{\text{mid}}$ ,  $dV_{\max}$ , and  $dV_{\text{mid}}$  are introduced in the following:

$$dE_{\max} = E_{\max} - E_{\min} \quad (1)$$

$$dE_{\text{mid}} = \begin{cases} E_{\max} - E_{\text{mid}}, & \text{if } E_{\text{base}} = E_{\max} \\ E_{\text{mid}} - E_{\min}, & \text{if } E_{\text{base}} = E_{\min} \end{cases} \quad (2)$$

$$dV_{\max} = V_{\max} - V_{\min} \quad (3)$$

$$dV_{\text{mid}} = \begin{cases} V_{\max} - V_{\text{mid}}, & \text{if } E_{\text{base}} = E_{\max} \\ V_{\text{mid}} - V_{\min}, & \text{if } E_{\text{base}} = E_{\min} \end{cases}. \quad (4)$$

The desired line-to-line output voltage  $dV_{\max}$  and  $dV_{\text{mid}}$  can be obtained if pulse pattern is such that

$$dV_{\max} = \frac{1}{T_S} [(T_{11} + T'_{11})dE_{\max} + (T_{21} + T'_{21})dE_{\text{mid}}] \quad (5)$$

$$dV_{\text{mid}} = \frac{1}{T_S} [(T_{12} + T'_{12})dE_{\max} + (T_{22} + T'_{22})dE_{\text{mid}}]. \quad (6)$$

The above equations indicate the output v-s can be synthesized from the selected input line voltages. However, the switching sequence and the switch duty cycles are not fully constrained. Therefore, this flexibility of the control variables is utilized to distribute the load current segments to the input in a manner to obtain input currents with unity power factor and low harmonic distortion.

Fig. 2(c) and the circuit diagram of Fig. 3 aid describing the basic relations between input current and PWM pattern of MC. Neglecting the filter capacitor, the "R" phase current average value over  $T_s$  can be expressed as

$$I_{\max} = I_R \approx I_{Rout} = \frac{1}{T_S} [(T_{11} + T'_{11})Iu + (T_{12} + T'_{12})Iv] \quad (7)$$

where  $(T_{11} + T'_{11})$  and  $(T_{12} + T'_{12})$  are the on-times of switches  $S_{11}$  and  $S_{12}$ , respectively, and  $S_{13}$  is off over  $T_s$ . Similarly, the "S" phase current can be obtained as

$$I_{\text{mid}} = I_S \approx I_{Sout} = \frac{1}{T_S} [(T_{21} + T'_{21})Iu + (T_{22} + T'_{22})Iv]. \quad (8)$$

From (7) and (8), it can be seen that input currents  $I_R$  and  $I_S$  are functions of the on-times and output currents. Without additional constraints, the solutions for the on-times in (5) and (6) are not unique. The on-time ratios  $(T_{21} + T'_{21})/(T_{11} + T'_{11})$  and  $(T_{22} + T'_{22})/(T_{12} + T'_{12})$  can be arbitrarily determined (without loss of  $dV_{\max}$  and  $dV_{\text{mid}}$  control). This degree of freedom can be used to control input currents. The current distribution factor  $\alpha_i$  is defined as

$$\alpha_i = \frac{(T_{21} + T'_{21})}{(T_{11} + T'_{11})} = \frac{(T_{22} + T'_{22})}{(T_{12} + T'_{12})} \quad (9)$$

where two on-time ratios are set to same value to control ratio  $I_S/I_R$  by one control parameter  $\alpha_i$ .

Substituting (9) in (7) and (8),  $I_S$  is calculated as

$$I_S = \frac{\alpha_i(T_{11} + T'_{11})Iu + \alpha_i(T_{12} + T'_{12})Iv}{(T_{11} + T'_{11})Iu + (T_{12} + T'_{12})Iv} I_R = \alpha_i I_R. \quad (10)$$

Equation (10) shows that the ratio of the input currents can be controlled by  $\alpha_i$ . With the input voltages being sinusoidal and balanced, setting  $\alpha_i$  in (10) as  $E_S/E_R$  results in input phase currents that are sinusoidal and in phase with the input voltages (unity power factor condition). In Fig. 4, the shape of the auxiliary control variables and the current distribution factor for unity power factor operating condition are illustrated. Substituting  $\alpha_i$ , (5) and (6) can be rearranged as

$$(T_{11} + T'_{11}) = \frac{dV_{\max}}{\alpha_i dE_{\text{mid}} + dE_{\max}} T_S \quad (11)$$

$$(T_{12} + T'_{12}) = \frac{dV_{\text{mid}}}{\alpha_i dE_{\text{mid}} + dE_{\max}} T_S. \quad (12)$$

As shown in Fig. 2, the MC output voltage pulses are placed symmetrically over  $T_s$  to reduce output harmonic distortion. This symmetry condition can be described as

$$\frac{T_{31}}{T'_{31}} = \frac{T_{21}}{T'_{21}} = \frac{T_{32}}{T'_{32}} = \frac{T_{22}}{T'_{22}} = 1. \quad (13)$$




Fig. 2. PWM switching pattern and line-to-line output voltages. (a)  $V_{\max}$  phase. (b)  $V_{\text{mid}}$  phase. (c) Two input currents.

Equation (10) is obtained for the pulse pattern shown in Fig. 2, and the input current relations can be generalized as

$$I_{\text{mid}} = \begin{cases} \alpha_i I_{\text{max}}, & \text{if } E_{\text{min}} = E_{\text{base}} \\ \alpha_i I_{\text{min}}, & \text{if } E_{\text{max}} = E_{\text{base}} \end{cases}. \quad (14)$$

For a balanced utility grid, in order to obtain sinusoidal input currents with unity power factor, the current distribution factor is calculated as

$$\alpha_i = \begin{cases} \frac{E_{\text{mid}}}{E_{\text{max}}}, & \text{if } E_{\text{min}} = E_{\text{base}} \\ \frac{E_{\text{mid}}}{E_{\text{min}}}, & \text{if } E_{\text{max}} = E_{\text{base}} \end{cases}. \quad (15)$$

From (11)–(13) and (15), all the on-time intervals can be obtained.

The control strategy described in this section has good input and output performance under balanced utility conditions. The unbalanced operation is investigated next.

### III. INPUT VOLTAGE SOURCE UNBALANCE

#### A. Theoretical Background

An unbalanced three-phase voltage vector can be decomposed into the positive sequence and negative sequence balanced voltage vectors as

$$\vec{E}_{RST} = E_p e^{j(\omega t + \theta_p)} + E_n e^{-j(\omega t + \theta_n)} \quad (16)$$

where  $\omega$  is the angular frequency of the system,  $E_p$  and  $\theta_p$  are amplitude and phase of positive sequence voltage, and  $E_n$  and  $\theta_n$  are amplitude and phase of negative sequence voltage, respectively. Neglecting the input LC filter losses, the relation between the input current vector  $\vec{I}_{RST}$  and output power  $P_{\text{out}}$  can be expressed as

$$P_{\text{out}} \approx P_{\text{in}} = \frac{3}{2} \vec{E}_{RST} \cdot \vec{I}_{RST}. \quad (17)$$

In order to maintain performance on the load side of the MC drive, the input power must be same as the output power regardless of the input voltage unbalance. Assuming harmonic-free output power, the MC input power must also be harmonic-free. It can be inferred from (17) that appropriately selected unbalanced input currents can compensate for the influence of the unbalanced input voltages without deterioration of MC drive output performance. Various techniques have been reported for unbalanced operation of power converters [5]–[8]. A compensation technique that was formerly applied to the PWM voltage source converters (VSCs), is the basic idea employed in this paper [10]. The technique yields input currents with low harmonic distortion. The basic idea will be summarized next. The unbalanced input currents can be expressed as

$$\vec{I}_{RST} = I_p e^{j(\omega t + \phi_p)} + I_n e^{-j(\omega t + \phi_n)}. \quad (18)$$

Substituting (16) and (18) in (17), the output power can be calculated in

$$\begin{aligned} P_{\text{out}} &= \frac{3}{2} \text{Re} \left[ \vec{E}_{RST} \vec{I}_{RST}^\dagger \right] \\ &= \frac{3}{2} \text{Re} \left[ \underbrace{E_p I_p e^{j(\theta_p - \phi_p)} + E_n I_n e^{-j(\theta_n - \phi_n)}}_{\text{dc term}} \right] \\ &\quad + \frac{3}{2} \text{Re} \left[ \underbrace{E_p I_n e^{j(2\omega t + \theta_p + \phi_n)} + E_n I_p e^{-j(2\omega t + \theta_n + \phi_p)}}_{2\omega \text{ ac term}} \right] \end{aligned} \quad (19)$$

where  $\dagger$  denotes complex conjugate.  $P_{\text{out}}$  in (19) consists of a dc term and a  $2\omega$  ac term. Assuming that the load is at steady state and has no ripple at  $2\omega$  frequency, the  $2\omega$  term in (19) can be eliminated by injecting a negative sequence current  $\vec{I}_n$ . The positive sequence current  $\vec{I}_p$  is regulated to meet the power




Fig. 3. MC drive equivalent circuit for the switching pattern of Fig. 2.




Fig. 4. Input current control variables under balanced grid voltage.

requirement of the load side. This negative sequence current can be calculated in

$$I_n = -\frac{E_n}{E_p} I_p \quad \text{and} \quad \phi_n = \theta_n - \theta_p + \phi_p. \quad (20)$$

In a PWM-VSC, the positive sequence current magnitude is controlled in a manner to maintain dc link voltage regulation. Since an MC drive does not involve a dc voltage link, this approach is irrelevant for the MC drive case. Therefore, the amplitude command of  $\vec{I}_p$  in (18) is retained and its phase is selected

to be the same as that of  $\vec{E}_p$  ( $\phi_p = \theta_p$ ) in order to obtain unity power factor

$$\vec{I}_p = I_p e^{j(\omega t + \phi_p)} = I_m e^{j(\omega t + \theta_p)} \quad (21)$$

where  $I_m$  is an arbitrary positive constant. Thus, the input current required to maintain the load power constant and the input power factor unity, can be obtained from (18), (20), and (21) as

$$\vec{I}_{RST}^* = I_m \left[ e^{j(\omega t + \theta_p)} - \frac{E_n}{E_p} e^{-j(\omega t + \theta_n)} \right]. \quad (22)$$




Fig. 5. Input and output currents under balanced and unbalanced grid voltage. (a) Balanced operation. (b) Unbalanced operation. From the bottom to the top (with vertical axes scales):  $R$ ,  $S$ ,  $T$  input phase currents (50 A/div), and  $U$  output phase current (100 A/div).

In (22), the star symbol emphasizes that the input current must be programmed to this value (via PWM control of the MC switches) in order to obtain low distortion input current. Note that in (22) the magnitude of the positive sequence component,  $I_m$  is not measured/calculated. As (20) indicates, the relative value of the negative sequence component to the positive sequence component should be programmed to satisfy (22). Therefore, the variable  $I_m$  has been declared as an arbitrary positive constant. Section II described the technique that utilizes the current distribution function and switch duty cycles for input current control under the balanced input voltage source condition. In the following, the problem with this technique under unbalanced input voltages is demonstrated and then a technique to improve the input performance is established.

### B. Input Current Without Unbalance Compensation

Under unbalanced grid condition, utilizing the same current distribution function as in (15) results in the following input current function:

$$\vec{I}_{RST}^* = I_m \left[ e^{j(\omega t + \theta_p)} + \frac{E_n}{E_p} e^{-j(\omega t + \theta_n)} \right]. \quad (23)$$

Since (23) does not satisfy the constant load power condition, the input currents are distorted and they contain significant amount of harmonics. The PWM-VSC and active filters also exhibit similar behavior under voltage unbalance condition [7], [8]. The computer simulations in Fig. 5 show the input and output current control performance of the MC under balanced and unbalanced grid voltage with percent unbalance of 21%. The percent unbalance is defined as the  $E_n$  to  $E_p$  ratio and it is expressed in percentage. The PWM switching frequency is 5 kHz, and the control block is executed every 200  $\mu$ s.

The waveforms show that during unbalance output current  $I_u$  is maintained sinusoidal. This is because the v-s requirements of the load are matched by the PWM strategy. On the other hand, while the input currents during balanced operation are sinusoidal [see Fig. 5(a)], they are highly distorted under voltage unbalance [see Fig. 5(b)] because  $\alpha_i$  is obtained from (15) and this formula is developed with the balanced input voltage assumption. Therefore, this approach is inadequate for unbalanced operating conditions.

### C. Input Current Control With Unbalance Compensation

Since the above method results in poor input performance under unbalance, the method will be modified to account for




Fig. 6. MC system control block diagram with the unbalance compensating controller.




Fig. 7. Control variables under unbalanced grid voltage (proposed).

the unbalance. New definitions of  $\alpha_i$ ,  $dE_{\max}$ , and  $dE_{\text{mid}}$  are introduced as

$$\alpha_i = \begin{cases} \frac{I_{\text{mid}}^*}{I_{\text{max}}^*}, & \text{if } I_{\text{min}}^* = I_{\text{base}}^* \\ \frac{I_{\text{mid}}^*}{I_{\text{min}}^*}, & \text{if } I_{\text{max}}^* = I_{\text{base}}^* \end{cases} \quad (24)$$

where  $I_{\text{max}}^*$ ,  $I_{\text{mid}}^*$ , and  $I_{\text{min}}^*$  are the reference input currents

$$dE_{\max} = E(I_{\text{max}}^*) - E(I_{\text{min}}^*) \quad (25)$$

$$dE_{\text{mid}} = \begin{cases} E(I_{\text{max}}^*) - E(I_{\text{mid}}^*), & \text{if } I_{\text{max}}^* = I_{\text{base}}^* \\ E(I_{\text{mid}}^*) - E(I_{\text{min}}^*), & \text{if } I_{\text{min}}^* = I_{\text{base}}^* \end{cases} \quad (26)$$

where  $E(I_{\text{max}}^*)$ ,  $E(I_{\text{mid}}^*)$ , and  $E(I_{\text{min}}^*)$  are the input phase voltages corresponding to the reference current  $I_{\text{max}}^*$ ,  $I_{\text{mid}}^*$ , and  $I_{\text{min}}^*$ , respectively.

Fig. 6 shows the MC system control block diagram employing the proposed method. The three phase input voltages are measured and transformed to the synchronous reference frames rotating at  $+\theta_e$  and  $-\theta_e$ , respectively. The positive




Fig. 8. Input and output currents with the proposed controller under unbalance. (a) Reference currents. (b) Real currents. Traces from the bottom to the top (with vertical axes scales):  $R, S, T$  input phase currents (1 p.u./div and 50 A/div), and  $U$  output phase current (100 A/div).




Fig. 9. The MC drive performance under voltage unbalance (no compensation). Traces from the bottom to top: output current, output voltage, input current, and input phase voltage.




Fig. 10. The MC drive performance with the proposed controller under unbalance. Traces from the bottom to top: output current, output voltage, input current, and input phase voltage.

and negative sequence components  $E_p e^{j\theta_p}$  and  $E_n e^{-j\theta_n}$  are extracted by subsequent low-pass filters. References  $I_R^*$ ,  $I_S^*$ , and  $I_T^*$  are obtained from (22), and phase shifted according to a phase-shift reference  $\psi_{pf}^*$  to control the power factor. The input

current sector  $S_i$  is obtained from the current references to sort input voltage variables [4].  $\alpha_i$  is calculated from (24) where the sorting rule of  $I_R^*$ ,  $I_S^*$ , and  $I_T^*$  into  $I_{max}^*$ ,  $I_{mid}^*$ , and  $I_{min}^*$  is same as that of the input voltage.




Fig. 11. Comparison of experimental input current harmonic spectrum.

Fig. 7 shows input current control variables with the proposed method under percent unbalance of 21%. Accounting for the unbalance, the current distribution factor is different from that of Fig. 4 that corresponds to the balanced case. Fig. 8 illustrates the computer simulated performance of 220 V, 11 kVA, matrix converter drive for this condition. The load is a 7.5 kW induction motor and the indirect field orientation control method is employed for torque regulation. The switching frequency is 5 kHz, and the sampling rate of the control block is 200  $\mu$ s. The waveforms demonstrate the capability of the method to program sinusoidal input currents without loss of output current control capability. The harmonic content of the current will be discussed later.

Figs. 9 and 10 illustrate the experimental waveforms of the MC drive under unbalanced grid voltage with percent unbalance of 9.5%. A 220 V, 7.5 kW induction motor is operating at 900 r/min and with 100% of the rated torque. The switching frequency and sampling time are the same as those in the simulation.

Fig. 9 illustrates the performance of the MC drive without unbalance compensation. The input current waveform is distorted because of the voltage unbalance. Fig. 10 shows the performance of the MC drive with the proposed unbalance compensation. As the figure illustrates, input current waveform is improved compared with Fig. 9, and it is in phase with input phase voltage (i.e., unity power factor condition). However, the capacity of the control technique is limited. As Fig. 2(c) illustrates, the input currents are formed from the segments of the output currents. The MC input current pulses are filtered by the input capacitive filter and the lower frequency components (the average value) of these currents flow to the utility grid. With the load current magnitude and switch on time values being limited, it cannot be guaranteed that the currents follow the reference signal of (22). Therefore, high-order harmonic distortion could not be completely eliminated, but it has been reduced sig-

nificantly compared to Fig. 9 while keeping good output current control characteristics.

In Fig. 11 the input current harmonic spectrum of the proposed method is compared with that of the uncompensated method. As the spectrum indicates, the third-order harmonic component is very large in the uncompensated system, and it implies that a  $2\omega$  frequency reactive power ripple exists in the system. Employing the proposed unbalance compensation technique, the third-order harmonic component is reduced from 9.1% to 0.4%. The input current total harmonic distortion (THD) of the proposed method is 5.7% while THD of the uncompensated method is 11.7%. The output current in both cases is sinusoidal and the output performance of the drive is satisfactory. Therefore, it can be concluded that the proposed technique improves the input power quality of the MC drive without output performance degradation.

#### IV. GRID VOLTAGE FAILURE

Voltage sag—A momentary decrease in the grid voltage magnitude lasting between half cycle and several seconds—is the main cause of industrial system failures resulting in significant repair cost and process capacity loss. In this section, the behavior of the MC drive during and after a brief voltage sag condition is investigated. As the extreme case, the total grid voltage loss is considered.

Unlike the PWM-VSI drive, the MC drive has no dc link capacitor, and it has no capacitor charging time delay before operation. Thus, following a voltage sag condition, the MC drive can restart significantly faster. The MC drive is connected to a 200 V, 7.5 kW induction motor and operated in the vector control mode. The motor is operating at 1500 r/min and with 50% of rated torque.

In Fig. 12, the rapid restarting capability of the MC drive is demonstrated. In Fig. 12(a), a short voltage sag condition with




Fig. 12. MC drive performance during utility grid failure followed by restoration. (a) 20 ms power interruption. (b) 500 ms power interruption. Traces from the bottom to the top: output phase current and line voltage, input phase current and line voltage.

20 ms duration is tested. From the time that the line voltage is restored to the time that the MC drive becomes fully operational, approximately 20 ms elapsed. This time interval is required for input voltage synchronization. In Fig. 12(b), the grid voltage is interrupted for 500 ms. During this interruption, the power delivered to the load is also interrupted, as a consequence of the fact that the MC drive is an energy storage-less device. However, for the same reason, following the line voltage restoration, the MC drive rapidly resumes operation and delivers full power in 20 ms. The restarting time of the MC drive is substantially shorter than that of inverter drives which have dc link capacitors with charging time intervals in the order of several hundred milliseconds.

## V. CONCLUSIONS

The matrix converter drive performance under abnormal input line voltage conditions has been investigated. An input voltage unbalance compensation technique that improves the input current waveform quality without output performance degradation has been developed and its feasibility demonstrated via detailed computer simulations and experimental results. The power line loss and recovery behavior of the drive has been experimentally investigated. Rapid restarting capability of the drive has been demonstrated. As a result, over a wide operating

range and under abnormal input conditions, high performance could be obtained both at the input and output of the drive. Therefore, the feasibility of the matrix converter drive as a future generation drive with high input power quality has been proven.

## REFERENCES

- [1] M. Venturini, "A new sine wave in sine wave out conversion technique which eliminates reactive elements," in *Proc. Powercon '80 Conf.*, vol. 7, 1980, pp. E3-1–E3-15.
- [2] L. Huber and D. Borojevic, "Space vector modulated three-phase to three-phase matrix converter with input power factor correction," *IEEE Trans. Ind. Applicat.*, vol. 31, pp. 1234–1246, Nov./Dec. 1995.
- [3] J. Oyama, X. Xia, T. Higuchi, and E. Yamada, "Displacement angle control for matrix converter," in *Proc. IEEE PESC'97 Conf.*, 1997, pp. 1033–1039.
- [4] S. Ishii, E. Yamamoto, H. Hara, E. Watanabe, A. M. Hava, and X. Xia, "A vector controlled high performance matrix converter–induction motor drive," in *Proc. IPEC'00 Conf.*, Tokyo, Japan, 2000, pp. 235–240.
- [5] V. Soares, P. Verdelho, and G. D. Marques, "An instantaneous active and reactive current component method for active filters," *IEEE Trans. Power Electron.*, vol. 5, pp. 660–669, July 2000.
- [6] F. Z. Peng and J. S. Lai, "Generalized instantaneous reactive power theory for three-phase power systems," *IEEE Trans. Instrum. Meas.*, vol. 45, pp. 293–297, Feb. 1996.
- [7] P. Enjeti and P. D. Ziogas, "Analysis of a static power converter under unbalance: A novel approach," *IEEE Trans. Ind. Electron.*, vol. 37, pp. 91–93, Feb. 1990.
- [8] D. Vincenti and H. Jin, "A three-phase regulated PWM rectifier with on-line feedforward input unbalance correction," *IEEE Trans. Ind. Electron.*, vol. 41, pp. 526–532, Oct. 1994.
- [9] D. Vincenti, P. D. Ziogas, and R. V. Patel, "An analysis and design of a force commutated three-phase PWM AC controller with input unbalance correction capability," in *Proc. IEEE APEC'92 Conf.*, 1992, pp. 487–493.
- [10] J. K. Kang and S. K. Sul, "Control of unbalanced voltage PWM converter using instantaneous ripple power feedback," in *Proc. IEEE PESC'97 Conf.*, 1997, pp. 503–508.



**Jun-Koo Kang** (S'96–M'01) received the B.S., M.S., and Ph.D. degrees from Seoul National University, Seoul, Korea, in 1986, 1988, and 1999, respectively, all in electrical engineering.

He was with the Power Electronics Laboratory, R&D Center, LG Industrial Systems Company, Korea, as a Research Engineer from 1988 to 1993 and as a Senior Research Engineer from 1993 to 1997. Since 1999, he has been with the Corporate R&D Center, Yaskawa Electric Corporation, Kitakyushu-City, Japan, where he is currently a Manager in the Mechatronics R&D Department. His research interests include power electronics, electric machine drives, and power quality.

Dr. Kang is a member of the IEEE Power Electronics Society.



**Hidenori Hara** was born in Karatsu City, Saga, Japan, in 1972. He received the B.S. and M.S. degrees in electrical engineering from Nagasaki University, Nagasaki, Japan, in 1995 and 1997, respectively.

He joined the Development Center, Yaskawa Electric Corporation, Kitakyushu City, Japan, in 1997. In 2002, he moved to Inverter Drives Design Section, Motion Control Division, Yaskawa Electric Corporation, Yukuhashi City, Japan. His interests include ac motor drives and matrix converter topologies.

Mr. Hara is member of IEE Japan.



**Ahmet M. Hava** (S'91–M'98) was born in Mardin, Turkey, in 1965. He received the B.S. degree from Istanbul Technical University, Istanbul, Turkey, in 1987, and the M.S. and Ph.D. degrees from the University of Wisconsin, Madison, in 1991 and 1998, respectively, all in electrical engineering.

In 1995, he was with Rockwell Automation-Allen Bradley Company, Mequon, WI. From 1997 to 2002, he was with Yaskawa Electric America, Inc., Waukegan, IL. He is now an Assistant Professor with the Middle Eastern Technical University, Ankara,

Turkey. His research interests include power electronics, electric machines, and control.



**Eiji Yamamoto** was born in Yukuhashi City, Fukuoka, Japan, in 1967. He received the B.S. degree in mechanical engineering from Kyushu University, Fukuoka, Japan, in 1991.

He joined the Research Center, Yaskawa Electric Corporation, Kitakyushu City, Japan, in 1991. He was with the Development Center from 1997 to 2002, and moved to Inverter Drives Design Section, Motion Control Division, Yaskawa Electric Corporation, Yukuhashi City, Japan in 2002. His interests

include ac motor drives and various power topologies for inverter applications.



**Eiji Watanabe** (M'02) received the B.S. degree in computer science from the Kyushu Institute of Technology, Fukuoka, Japan, in 1981.

In the same year, he joined the Yaskawa Electric Corporation, Kitakyushu, Japan. He has worked for the development and design of ac motor drives, and he is currently a Manager of the Mechatronics R&D Department, Corporate R&D Center. His research interests include power electronics, motor drives, and motion controls.



**Tsuneo Kume** (M'68) received the B.S. degree in electrical engineering from Waseda University, Tokyo, Japan, in 1960, and the M.S. and Ph.D. degrees in electrical engineering from the University of Missouri, Columbia, in 1968 and 1970, respectively.

In 1960, he joined the Yaskawa Electric Corporation, Kitakyushu, Japan. After returning to Yaskawa, he developed the first commercially produced general-purpose transistor PWM inverter. He also played key roles in developing the vector-controlled transistor inverter in 1979, which was successfully applied to drive systems in various fields as machine tools and iron and steel industry. He moved to the U.S. in 1996 to join Yaskawa Electric America, Inc., Waukegan, IL, as Director of R&D, where he continues his activities in the field of power electronics and motor drives.

Dr. Kume is a member of the IEE Japan.